Ultra Low Voltage Drop, Bias rail, and 500mA Current Voltage Regulators

CJ6022 Series Low-dropout Regulators

1 Introduction

The CJ6022 series is a 500mA LDO equipped with NMOS pass transistor and a separate bias supply voltage (V_{BIAS}). The device provides very stable, accurate output voltage with low noise suitable for space constrained, noise sensitive applications. In order to optimize performance for battery operated portable applications, the CJ6022 features low I_Q consumption. The output can be turned off by controlling the EN pin on the chip, and the power consumption after turning off is only below 0.1μA.

2 Available Packages

PARTNUMBER	PACKAGE
CJ6022 Series	SOT-23-5L
	DFNWB1.2×1.2-4L
	DFNWB1.2×1.2-6L

Note: For all available packages, please refer to the part *Orderable Information*.



Typical Application Circuit

3 Features

- Low BIAS Current:
  Quiescent Current: 40μA (typ.)
  Shutdown Current: 0.1μA (typ.)
- Input Voltage Range: V_{OUT}~5.5V
- BIAS Voltage Range: 2.5V~5.5V
- Fixed Output Voltage:
  Available from 0.4V to 2.1V
- Output Tolerance: ±1%
- Output Current: up to 500mA
- Dropout Voltage: 150mV@500mA
- Output active discharge
- Enable Control
- Complete protection:
  Thermal Shutdown
  Current limiting protection

4 Applications

- Battery-powered Equipment
- Cellular and Smart Phones
- Digital Still and Video Cameras
- Laptop, Palmtops and PDA
- Portable Audio Video Equipment
- Radio Control System

5 Orderable Information



Device serial number.

Package type.
M5N: SOT-23-5L
DHN: DFNWB1.2×1.2-4L
DLN: DFNWB1.2×1.2-6L

Output voltage.
0.8: Fixed output 0.8V
1.05: Fixed output 1.05V
1.1: Fixed output 1.1V
1.2: Fixed output 1.2V

Figure 5-1. Naming Conventions

MODEL	DEVICE	PACKAGE	OP TEMP	ECO PLAN	MSL	PACKING OPTION	SORT
Pins Packaged Products							
CJ6022-0.8	CJ6022-M5N-0.8	SOT-23-5L	-40~125°C	RoHS & Green	Level3 168HR	Tape and Reel 3000 Units / Reel	Active
CJ6022-1.2	CJ6022-M5N-1.2	SOT-23-5L	-40~125°C	RoHS & Green	Level3 168HR	Tape and Reel 3000 Units / Reel	Active
CJ6022-1.05	CJ6022-DHN-1.05	DFNWB1.2×1.2-4L	-40~125°C	RoHS & Green	Level1 Infinite	Tape and Reel 5000 Units / Reel	Active
CJ6022-1.1	CJ6022- DHN -1.1	DFNWB1.2×1.2-4L	-40~125°C	RoHS & Green	Level1 Infinite	Tape and Reel 5000 Units / Reel	Active
CJ6022-1.2	CJ6022- DHN -1.2	DFNWB1.2×1.2-4L	-40~125°C	RoHS & Green	Level1 Infinite	Tape and Reel 5000 Units / Reel	Active
Customized Products							
Output available from 0.4V to 2.1V	CJ6022-DHN-XX	DFNWB1.2×1.2-4L	-40~125°C	RoHS & Green	Level1 Infinite	Tape and Reel 5000 Units / Reel	Active
	CJ6022-DLN-XX	DFNWB1.2×1.2-6L	-40~125°C	RoHS & Green	Level1 Infinite	Tape and Reel 5000 Units / Reel	Active
	CJ6022-M5N-XX	SOT-23-5L	-40~125°C	RoHS & Green	Level3 168HR	Tape and Reel 3000 Units / Reel	Active

Note:

ECO PLAN: For the RoHS and Green certification standards of this product, please refer to the official report provided by JSCJ.

MSL: Moisture Sensitivity Level. Determined according to JEDEC industry standard classification.

SORT: Specifically defined as follows:

Active: Recommended for new products;

Customized: Products manufactured to meet the specific needs of customers;

Preview: The device has been released and has not been fully mass produced. The sample may or may not be available;

NoRD: It is not recommended to use the device for new design. The device is only produced for the needs of existing customers;

Obsolete: The device has been discontinued.

6 Pin Configuration and Marking Information

6.1 Pin Configuration



CJ6022-DHN-x.x
DFNWB1.2×1.2-4L

CJ6022-DLN-x.x
DFNWB1.2×1.2-6L

CJ6022-M5N-x.x
SOT-23-5L

Figure 6-1. Package Top View (Not to Scale)

6.2 Pin Function

PIN NAME	I / O	CJ6022 Series Pin Function
		DESCRIPTION
OUT	O	Output of the regulator. An output capacitor is required for stability and help device obtain the best transient response. Use the capacitor with the recommended value and place it as close as possible to the output.
BIAS	I	Bias voltage supply terminal. Under voltage protection monitoring of this voltage.
EN	I	Enable pin. Driving this pin to logic high enables the device; driving this Pin to logic low disables the device. Float this pin, disables the device.
IN	I	Input to the device. Use the recommended value of the input capacitor and place it as close to the input of the device as possible to reduce the impedance.
GND	-	Ground.
Thermal Pad	-	Connect the thermal pad to a large-area ground plane. The thermal pad is internally connected to GND.

6 Pin Configuration and Marking Information

6.3 Marking Information



Serial code for CJ6022 series.

Representative output voltage.
B: Fixed output 1.2V H:Fixed output 3.3V
D: Fixed output 1.8V O:Fixed output 0.8V
E: Fixed output 2.5V P:Fixed output 1.05V
F: Fixed output 2.8V Q:Fixed output 1.1V
G:Fixed output 3.0V
(Other products are customized)

Code, indicates weekly record information of production.

Code, special pin arrangement sequence.
(blank): Normal

Figure 6-2. Marking Rule

Output Voltage	Marking Information for CJ6022 Series		
	4-Pins Packages	5-Pins Packages	6-Pins Packages
	DFNWB1.2×1.2-4L	SOT-23-5L	DFNWB1.2×1.2-6L
0.8V	-	CJ6022-M5N-0.8: bOXX	-
1.05V	CJ6022-DHN-1.05: bPXX		
1.1V	CJ6022-DHN-1.1: bQXX	-	-
1.2V	CJ6022-DHN-1.2: bBXX	CJ6022-M5N-1.2: bBXX	-

7 Specifications

7.1 Absolute Maximum Ratings

(T_A = 25°C, unless otherwise specified)(1)

CHARACTERISTIC			SYMBOL	VALUE	UNIT
Input voltage range(2)			V_{IN}	-0.3 ~ 6.0	V
Output voltage range(2)			V_{OUT}	Vss-0.3 ~ VIN+0.3 ≤ 6	V
Enable、BIAS input voltage range(2)			V_{EN}, V_{BIAS}	Vss-0.3 ~ VIN +0.3	V
Work temperature			T_{OP}	-40 ~ +125	℃
Maximum power dissipation	CJ6022 Series	DFNWB1.2×1.2-4L	$P_{D\,Max}$	Internally Limited(3)	W
		DFNWB1.2×1.2-6L			
		SOT-23-5L			
Maximum junction temperature			T_J	150	℃
Storage temperature			T_{STG}	-40 ~ +150	℃
Soldering temperature & time			T_{solder}	260°C, 10s	-

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to network ground terminal.

(3) Refer to *Thermal Information* for details.

7.2 Recommended Operating Conditions

PARAMETER	SYMBOL	MIN.	NOM.	MAX.	UNIT
Input voltage	V_{IN}	V_{OUT}		5.5	V
BIAS Voltage Range	V_{BIAS}	2.5		5.5	V
Operating junction temperature	T_J	-40		125	°C

7 Specifications

7.3 ESD Ratings

ESD RATINGS		SYMBOL	VALUE	UNIT
Electrostatic discharge(4)	Human body model	$V_{ESD-HBM}$	2000	V

(4) ESD testing is conducted in accordance with the relevant specifications formulated by the Joint Electronic Equipment Engineering Commission (JEDEC). The human body model (HBM) electrostatic discharge test is based on the JS-001-2017 test standard, using a 100pF capacitor and discharging to each pin of the device through a resistance of 1.5kΩ.

7.4 Thermal Information

THERMAL METRIC(5)	SYMBOL	CJ6022 Series			UNIT
Junction-to-ambient thermal resistance	$R_{\Theta JA}$	**DFNWB1.2×1.2-4L**	**DFNWB1.2×1.2-6L**	**SOT-23-5L**	°C/W
		169.5	-	249.5	
Junction-to-case thermal resistance	$R_{\Theta JC}$	**DFNWB1.2×1.2-4L**	**DFNWB1.2×1.2-6L**	**SOT-23-5L**	°C/W
		53.8	-	64.8	
Reference maximum power dissipation for continuous operation	$P_{D\ Ref}$	**DFNWB1.2×1.2-4L**	**DFNWB1.2×1.2-6L**	**SOT-23-5L**	W
		0.59	-	0.4	

(5) Thermal metric is measured in still air with T_A = 25°C and mounted on a 1 in^2 FR-4 substrate PCB covered with 2 ounces of copper.

7 Specifications

7.5 Electrical Characteristics

CJ6022 Series (V_{IN}= $V_{OUT\ (NOM)}$ + 0.3V, V_{BIAS}=2.5V or V_{OUT}+1.5V which is greater, I_{OUT}=1mA, C_{IN} = 4.7μF, C_{OUT} = 10μF, T_A = 25°C, unless otherwise specified)

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	TYP.(6)	MAX.	UNIT
Input voltage	V_{IN}	T_A = 25°C	V_{OUT} + V_{DO}	-	5.5	V
BIAS voltage	V_{BIAS}	T_A = 25°C	(V_{OUT} + 1.5) ≥ 2.5	-	5.5	V
Under voltage Lock-out	V_{UVLO}	V_{BIAS} Rising hysteresis	-	1.7 0.2	-	V
DC output tolerance	V_{OUT}	$V_{OUT(NOM)}$+0.3V ≤ V_{IN} ≤ $V_{OUT(NOM)}$+1V, 2.5V or (V_{OUT}+1.6V), which is greater < V_{BIAS} < 5.5V,1mA < I_{OUT} < 500mA	-1	-	+1	%
Output current	I_{OUT}(7)	-	-	500	-	mA
Output current limit	I_{CL}	V_{OUT} = $V_{OUT\ (NOM)}$*90%	-	750	-	mA
VIN Line regulation	V_{IN} LNR(9)	$V_{OUT(NOM)}$ + 0.3V ≤ V_{IN} ≤ 5.0V	-	0.01	-	%/V
V_{BIAS} Line regulation	V_{BIAS} LNR(9)	2.5V or (V_{OUT} + 1.6V) which is better < V_{BIAS} < 5.5V	-	0.01	-	%/V
Load regulation	LDR	1mA ≤ I_{OUT} ≤ 500mA	-	4	-	mV
V_{IN} Dropout voltage	V_{DO}(8)	I_{OUT} = 500mA	-	150	300	mV
V_{BIAS} Dropout voltage	V_{DO}(8)	I_{OUT} = 500mA, V_{IN} = V_{BIAS}	-	1.1	-	V
BIAS Quiescent current	I_{BIASQ}	V_{BIAS} = 3.0V	-	40	70	μA
BIAS Shutdown current	I_{BIASSD}	V_{EN} ≤ 0.4V	-	0.1	1	μA
V_{IN} Shutdown current	I_{VINSD}	V_{EN} ≤ 0.4V	-	0.01	1	μA
EN high	$V_{EN(H)}$	Turn on, stable output voltage	1.2	-	-	V
EN low	$V_{EN(L)}$	Turn off, output voltage is 0	-	-	0.4	
EN Pull down current	I_{EN}	V_{EN} = 5.5V	-	0.06	1	μA
Output noise voltage	Noise	f = 10Hz - 100kHz, V_{IN} = V_{OUT} + 0.5V $V_{OUT(NOM)}$ = 0.8V, C_{OUT} = 10uF	-	33	-	μVrms
Power supply rejection ratio Fixed Output Voltage	PSRR（V_{IN}）	V_{IN} to V_{OUT}: PSRR, f = 1kHz， I_{OUT} = 10mA, V_{IN} ≥ V_{OUT}+0.5V，	-	70	-	dB
	PSRR（V_{BIAS}）	V_{BIAS} to V_{OUT}: PSRR, f = 1kHz, I_{OUT} = 10mA, V_{IN} ≥ V_{OUT} + 0.5V，	-	80	-	
Thermal shutdown	T_{SD}	-	-	160	-	°C
Thermal shutdown hysteresis	ΔT_{SD}	-	-	20	-	°C
C_{OUT} auto-discharge resistance	R_{DIS}	V_{EN} < 0.4	-	500	-	Ω
Turn-On Time	t_{ON}	From V_{EN} > $V_{EN(H)}$ to V_{OUT} = $V_{OUT(NOM)}$*90%， $V_{OUT(NOM)}$ = 1V,C_{OUT} = 10uF	-	100	-	μs

7 Specifications

7.5 Electrical Characteristics (continued)

Note:

1. $V_{OUT\ (NOM)}$: nominal voltage;
2. For output voltages below 1.4 V, V_{BIAS} dropout voltage does not apply due to a minimum Bias operating voltage of 2.5 V.
3. (6) Typical numbers are at 25°C and represent the most likely norm.
4. (7) Maximum output current is affected by the PCB layout, metal trace width, number of layers, ambient temperature and other environmental factors. Thermal limitations of the system must be carefully considered.
5. (8) Test the difference of output voltage and input voltage when input voltage is decreased gradually till output voltage equals to 98% of V_{OUT} Normal.
6. (9) The line regulation is calculated by the following formula:

$$LNR = \frac{\Delta V_{OUT}}{V_{OUT} \times \Delta V_{IN}}$$

where , ΔV_{OUT} is the variation of the output voltage, ΔV_{IN} is the variation of the input voltage.

7.6 Typical Characteristics

CJ6022 Series (V_{IN} = $V_{OUT\ (NOM)}$ + 0.3V, V_{BIAS} = 2.5V or V_{OUT} + 1.5V which is better, I_{OUT} = 1mA, C_{IN} = 1μF, C_{OUT} = 2.2μF, T_A = 25°C, unless otherwise specified)









7 Specifications

7.6 Typical Characteristics (continued)

CJ6022 Series (V_{IN} = $V_{OUT\ (NOM)}$ + 0.3V, V_{BIAS} = 2.5V or V_{OUT} + 1.5V which is better, I_{OUT} = 1mA, C_{IN} = 1μF, C_{OUT} = 2.2μF, T_A = 25°C, unless otherwise specified)













7 Specifications

7.6 Typical Characteristics (continued)

CJ6022 Series (V_{IN} = $V_{OUT\ (NOM)}$ + 0.3V, V_{BIAS} = 2.5V or V_{OUT} + 1.5V which is better, I_{OUT} = 1mA, C_{IN} = 1μF, C_{OUT} = 2.2μF, T_A = 25°C, unless otherwise specified)





7 Specifications

7.6 Typical Characteristics (continued)

CJ6022 Series (V_{IN} = $V_{OUT\ (NOM)}$ + 0.3V, V_{BIAS} = 2.5V or V_{OUT} + 1.5V which is better, I_{OUT} = 1mA, C_{IN} = 1μF, C_{OUT} = 2.2μF, T_A = 25°C, unless otherwise specified)

EN Response (V_{OUT} = 1.2V, V_{IN} = 1.5V, V_{BIAS}=2.8V, V_{EN} = 0 ~ 2.2V, I_{OUT} = 10mA)



EN High



EN Low

Load Response (V_{OUT} = 1.2V, V_{IN} = V_{EN} = 1.5V, V_{BIAS} = 2.8V)



I_{OUT} = 0 ~ 500mA, SR = 1A / μs



I_{OUT} = 1~ 500mA, SR = 1A / μs



I_{OUT} = 10~ 500mA, SR = 1A / μs

8 Detailed Description

8.1 Description

The CJ6022 series is dual−rail very low dropout voltage regulator is using NMOS pass transistor for output voltage regulation from V_{IN} voltage. All the low current internal control circuitry is powered from the V_{BIAS} voltage. The use of an NMOS pass transistor offers several advantages in applications. Unlike PMOS topology devices, the output capacitor has reduced impact on loop stability. V_{IN} to V_{OUT} operating voltage difference can be very low compared with standard PMOS regulators in very low V_{IN} applications. The CJ6022 offers smooth monotonic start-up. The controlled voltage rising limits the inrush current. The Enable (EN) input is equipped with internal hysteresis. CJ6022 Voltage linear regulator Fixed version is available.

8.2 Function Block Diagram



8 Detailed Description

8.3 Description

Dropout Voltage

Because of two power supply inputs V_{IN} and V_{BIAS} and one V_{OUT} regulator output, there are two Dropout voltages specified. The first, the V_{IN} Dropout voltage is the voltage difference (V_{IN} – V_{OUT}) when V_{OUT} starts to decrease by percent specified in the Electrical Characteristics table. V_{BIAS} is high enough; specific value is published in the Electrical Characteristics table. The second, V_{BIAS} dropout voltage is the voltage difference (V_{BIAS} – V_{OUT}) when V_{IN} and V_{BIAS} pins are joined together and V_{OUT} starts to decrease.

Input and Output Capacitors

The device is designed to be stable for ceramic output capacitors with Effective capacitance in the range from 2.2uF to 10uF. The device is also stable with multiple capacitors in parallel, having the total effective capacitance in the specified range. In applications where no low input supplies impedance available (PCB inductance in V_{IN} and/or V_{BIAS} inputs as example), the recommended C_{IN} = 4.7μF and C_{BIAS} =10μf or greater. Ceramic capacitors are recommended. For the best performance all the capacitors should be connected to the CJ6022 respective pins directly in the device PCB copper layer, not through vias having not negligible impedance. When using small ceramic capacitor, their capacitance is not constant but varies with applied DC biasing voltage, temperature and tolerance. The effective capacitance can be much lower than their nominal capacitance value, most importantly in negative temperatures and higher LDO output voltages. That is why the recommended Output capacitor capacitance value is specified as Effective value in the specific application conditions.

Enable Operation

The enable pin will turn the regulator on or off. The threshold limits are covered in the electrical characteristics table in this data sheet. If the enable function is not to be used then the pin should be connected to V_{IN} or V_{BIAS}.

Current Limitation

The internal Current Limitation circuitry allows the device to supply the full nominal current and surges but protects the device against Current Overload or Short.

Thermal Protection

Internal thermal shutdown (TSD) circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When TSD activated, the regulator output turns off. When cooling down under the low temperature threshold, device output is activated again. This TSD feature is provided to prevent failures from accidental overheating. Activation of the thermal protection circuit indicates excessive power dissipation or inadequate heatsinking. For reliable operation, junction temperature should be limited to +125°C maximum.

9 Application and Implementation

9.1 Typical Application Circuits



9.2 Application Information

Selection of Bypass Capacitances

For the CJ6022 series, it is recommended to use 1μF input C_{IN} and output C_{OUT} ceramic capacitors

Type of Capacitors:

Since any leakage of the capacitor will increase the quiescent power consumption of the whole circuit, attention should be paid to selecting capacitors with low leakage. When designing the circuit of portable equipment including CJ6022 series, due to the shortage of tantalum capacitors, it is a good choice to use small size, low equivalent series resistance (ESR) and high RMS current capacity multilayer ceramic capacitors (MLCC) in the DC to DC voltage conversion. The designer must choose the appropriate capacitor type for circuit design: X7R- Ceramic capacitors of X5R- and COG- rated dielectric materials can provide relatively good capacitance stability within the temperature range, Y5V- type capacitors are not recommended because of large changes in capacitance values. However, no matter which type of ceramic capacitor is selected, the effective capacitance may vary with the operating voltage and temperature. The designer must consider the influence of the change of the effective value of capacitance according to the circuit design and application conditions.

Input Capacitors C_{IN}:

It is recommended to use a 1μF capacitor at the input pin of the device, and the position of the input capacitor should be as close to the device input pin as possible.

For the CJ6022 series, the input capacitor is not necessary to maintain the output stability, but it can offset the reactive input source and improve the transient response, input ripple and PSRR performance of the device. It should be noted that although many types of capacitors can be used for input bypass, using ceramic capacitors for input filtering may cause problems. Due to the self-resonance and high Q characteristics of some types of ceramic capacitors, under certain starting conditions, applying voltage steps to ceramic capacitors may lead to large current surges (such as directly connecting the input pin of LDO to the power supply), which may cause some energy stored in the parasitic inductance of the power lead. When the stored energy is transferred from these inductors to ceramic capacitors, large voltage spikes may occur in the circuit. These voltage spikes are easily twice the step amplitude of the input voltage, and are likely to bring potential risks to the normal operation and reliability of the device. Therefore, the selection of ceramic capacitors as input capacitors must be careful. Adding 3Ω resistors and X5R- type ceramic capacitors will minimize voltage transients during startup. A higher value capacitor may be necessary if large, fast rise time load or line transients are anticipated or if the device is located several inches from the input power source.

9 Application and Implementation

9.2 Application Information

Selection of Bypass Capacitances (continued)

Output Capacitors C_{OUT}:

Recommended 1μF output ceramic capacitor to keep the device output stable, and the capacitor position should be as close to the device pin as possible.

For CJ6022 series, the device needs an output capacitor to achieve loop stability. As with any regulator, a larger output capacitance reduces the peaks during a load transient but slows down the response time of the device. The proper capacitor can help to obtain better dynamic performance.

Transient Response

Transient response refers to the change of system output from initial state to stable state under the action of typical signal input. For LDO, the designer should pay attention to the possible impact of linear transient response and load transient response on the system: linear transient response refers to the transient response of output to change when the input voltage changes, while load transient response refers to the transient response of output to change when the output current changes. The specific phenomenon is that the output voltage of the device will have a short spike, especially when the input voltage or output current changes greatly in a short time. This change is not only related to the performance of the chip itself, but also related to the change of output current, change rate and output capacitance:

1. When the output current increases, the output voltage of the device will decrease to a certain extent, and the larger output current will provide a higher current discharge path for the output capacitor, which will affect the peak value generated by the transient spike and reduce the peak value;
2. The output current or input voltage changes relatively slowly, and the output change of the device is relatively small, affecting the spike caused by the change;
3. The use of large input and output capacitors can reduce the spike caused by transient response to a certain extent to improve the transient performance, but large output capacitors can also affect the response time of devices.

Operation in Dropout Mode

The CJ6022 series is internally integrated with an N-MOSFET to achieve low dropout voltage. The voltage difference between the input and the output V_{IN} - V_{OUT} of the device must not be lower than the corresponding dropout voltage V_{DO} to ensure that the output voltage tolerance is within the rated range of the data sheet. The dropout voltage will increase with the increase of load current. When the V_{IN} - V_{OUT} is less than the V_{DO}, the P-MOSFET inside the device is in a linear state, the resistance from the input pin to the output pin is equal to the resistance from the drain to the source of the P-MOSFET, and the device functions like a resistor. When operating in this state, the response time of the error amplifier inside the device will be limited, which will seriously degrade the transient performance of the device, when the external circuit has a transient change, the deviation of the output voltage will become larger than the normal operating state. In addition, the PSRR and noise performance of the device will be worse than that under normal operating conditions.

9 Application and Implementation

9.2 Application Information (continued)

Recommended Continuous Operating Areas

As an LDO, the working area of CJ6022 series is limited by dropout voltage, output current, junction temperature and input voltage under continuous working condition. The recommended areas for continuous operation are shown in Figure 9-5:

A. The LDO input and output voltage difference V_{IN} - V_{OUT} must meet the dropout voltage V_{DO} conditions. See *Dropout Voltage* for more details.
B. Rated output current range I_{Rated}.
C. The actual junction temperature T_J of LDO shall not exceed the rated junction temperature. The product of voltage difference and current at both ends of LDO is power consumption, which determines the actual working junction temperature of LDO, so the curve is not linear.

In addition, the working area of CJ6022 series is limited by the rated $V_{IN\ MIN}$ and $V_{IN\ MAX}$.



Figure 9-5. Region Description for Continuous Operation

9.3 Power Supply Recommendation

The CJ6022 series is designed to operate within the input power supply voltage range of 1.8V to 5.5V. The input power supply should be well adjusted and have low noise. If the input power supply has high noise, it is recommended to use an additional bypass capacitor at the input to improve the output noise performance of the device. It is recommended to use an input capacitor of 1μF or higher to reduce the impedance of the input power supply, especially during transients.

9.4 Layout Guidelines

When designing the circuit including CJ6022 series, the following matters should be noted:

- Place the input and output capacitors as close to the pins of the device as possible;
- The device is connected by copper plane and the heat sink (or back pad) of the device is fully welded with PCB to obtain better heat dissipation performance and lower on resistance;
- Heat sink holes are placed around the device to help the circuit dissipate more heat energy. However, attention should be paid to the position of the heat sink holes to prevent the solder (or solder paste) on the IC pad from being absorbed by the heat sink holes and being damaged during welding

NOTE

The application information in this section is not part of the data sheet component specification, and JSCJ makes no commitment or statement to guarantee its accuracy or completeness. Customers are responsible for determining the rationality of corresponding components in their circuit design and making tests and verifications to ensure the normal realization of their circuit design.

10 Mechanical Information

10.1 SOT-23-5L Mechanical Information

SOT-23-5L Outline Dimensions



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
c	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E	2.650	2.950	0.104	0.116
E1	1.500	1.700	0.059	0.067
e	0.950(BSC)		0.037(BSC)	
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°

SOT-23-5L Suggested Pad Layout



Note:

1. Controlling dimension: in millimeters.
2. General tolerance: ±0.05mm.
3. The pad layout is for reference purpose only.

10 Mechanical Information

10.2 DFNWB1.2×1.2-4L Mechanical Information

DFNWB1.2×1.2-4L Outline Dimensions



SYMBOL	DISMENSIONS IN MILLIMETERS			DISMENSIONS IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.320	0.370	0.400	0.013	0.015	0.016
A1	0.000	0.020	0.050	0.000	0.001	0.002
A3		0.102 BSC			0.004 BSC	
b	0.250	0.300	0.350	0.010	0.012	0.014
D		1.200 BSC			0.047 BSC	
E		1.200 BSC			0.047 BSC	
e		0.800 BSC			0.031 BSC	
D1	0.530	0.630	0.730	0.021	0.025	0.029
E1	0.530	0.630	0.730	0.021	0.025	0.029
D2	0.100	0.200	0.300	0.004	0.008	0.012
E2		0.180 REF			0.008 REF	
L	0.250	0.300	0.350	0.010	0.012	0.014
K		0.200 Ref.			0.004	
aaa		0.100			0.004	
ccc		0.100			0.004	
eee		0.050			0.002	
bbb		0.100			0.004	
fff		0.100			0.004	

10 Mechanical Information

10.3 DFNWB1.2×1.2-6L Mechanical Information

DFNWB1.2×1.2-6L Outline Dimensions



SYMBOL	DISMENSIONS IN MILLIMETERS			DISMENSIONS IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.400	0.450	0.500	0.016	0.018	0.020
A1	0.000	0.020	0.050	0.000	0.001	0.002
A3		0.127 REF			0.005 REF	
b	0.130	0.180	0.230	0.005	0.007	0.009
D		1.200 BSC			0.047 BSC	
E		1.200 BSC			0.047 BSC	
e		0.400 BSC			0.016 BSC	
D2	0.200	0.300	0.400	0.008	0.012	0.016
E2	0.790	0.890	0.990	0.031	0.035	0.039
L	0.200	0.250	0.300	0.008	0.010	0.012
K		0.200 REF			0.004 REF	
aaa		0.100			0.004	
ccc		0.100			0.004	
eee		0.050			0.002	
bbb		0.100			0.004	
fff		0.100			0.004	

11 Packaging Information

11.1 SOT-23-5L Tape and Reel Information

SOT-23-5L Tape and Reel Information



Packaging Description:

SOT-23-5L parts are shipped in tape. The carrier tape is made from a dissipative (carbon filled) polycarbonate resin. The cover tape is a multilayer film (Heat Activated Adhesive in nature) primarily composed of polyester film, adhesive layer, sealant, and anti-static sprayed agent. These reeled parts in standard option are shipped with 3,000 units per 7" or 18.0cm diameter reel. The reels are clear in color and is made of polystyrene plastic (anti-static coated).

Dimensions are in millimeter										
Pkg type	a	B	C	d	E	F	P0	P	P1	W
SOT-23-5L	3.17	3.23	1.37	Ø1.55	1.75	3.50	4.00	4.00	2.00	8.00

SOT-23-5L Tape Leader and Trailer



SOT-23-5L Reel



Dimensions are in millimeter								
Reel Option	D	D1	D2	G	H	I	W1	W2
7"Dia	Ø180.00	60.00	13.00	R78.00	R25.60	R6.50	9.50	13.10

REEL	Reel Size	Box	Box Size(mm)	Carton	Carton Size(mm)	G.W.(kg)
3000 pcs	7 inch	30,000 pcs	203×203×195	120,000 pcs	438×438×220	

12 Notes and Revision History

12.1 Associated Product Family and Others

To view other products of the same type or IC products of other types, click the official website of JSCJ -- https: www.jscj-elec.com for more details.

12.2 Notes

Electrostatic Discharge Caution

This IC may be damaged by ESD. Relevant personnel shall comply with correct installation and use specifications to avoid ESD damage to the IC. If appropriate measures are not taken to prevent ESD damage, the hazards caused by ESD include but are not limited to degradation of integrated circuit performance or complete damage of integrated circuit. For some precision integrated circuits, a very small parameter change may cause the whole device to be inconsistent with its published specifications.

12.3 Revision History

May, 2025: changed from rev - 1.0 to rev - 1.1:

• Page 2, Orderable Information, changed OP TEMP from -40 ~ 85°C to -40 ~ 125°C.

• Page 5, Recommended Operating Conditions, deleted Operated ambient temperature T_A.

September, 2024: released CJ6022 series rev - 1.0.

DISCLAIMER

IMPORTANT NOTICE, PLEASE READ CAREFULLY

The information in this data sheet is intended to describe the operation and characteristics of our products. JSCJ has the right to make any modification, enhancement, improvement, correction or other changes to any content in this data sheet, including but not limited to specification parameters, circuit design and application information, without prior notice.

Any person who purchases or uses JSCJ products for design shall: 1. Select products suitable for circuit application and design; 2. Design, verify and test the rationality of circuit design; 3. Procedures to ensure that the design complies with relevant laws and regulations and the requirements of such laws and regulations. JSCJ makes no warranty or representation as to the accuracy or completeness of the information contained in this data sheet and assumes no responsibility for the application or use of any of the products described in this data sheet.

Without the written consent of JSCJ, this product shall not be used in occasions requiring high quality or high reliability, including but not limited to the following occasions: medical equipment, military facilities and aerospace. JSCJ shall not be responsible for casualties or property losses caused by abnormal use or application of this product.

Official Website: www.jscj-elec.com