



30V, 2A, 520kHz, Synchronous, DC/DC Step-Down Converter

CJ92329 DC/DC Regulator

1 Introduction

The CJ92329 device is an easy-to-use synchronous step-down Buck. Which integrated low on resistance high-side and low-side power MOSFETs. The CJ92329 can deliver 2A of output current efficiently with constant on time (COT) control for fast loop response.

This CJ92329 device achieves high power conversion efficiency over a wide load range by scaling down the switching frequency under light-load conditions to reduce switching and gate driving losses.

This CJ92329 device has built-in protection features, such as cycle-by-cycle current limit, hiccup mode short-circuits protection, FB open short protection and thermal shutdown in case of excessive power dissipation. The CJ92329 is available in a space-saving SOT-23-6L package.

2 Available Packages

PART NUMBER	PACKAGE
CJ92329	SOT-23-6L


3 Features

- 4.5V to 30V Wide Input Range
- 2A Continuous Output Current
- 135mΩ /85mΩ Internal Power MOSFETs
- Constant On Time Control for Fast Loop Response
- 520kHz Switching Frequency
- Forced PWM Mode Operation
- Support Up to 98% Large Duty Cycle
- Internal Soft Start
- Output Voltage adjustable from 0.6V
- Support Pre-Biased Output Startup
- Full Protection, Over Current Protection and Hiccup, Output Over Voltage Protection, FB Open Short Protection, Over Temperature Protection

4 Applications

- Surveillance Camera
- Home Appliance and Whitegoods
- Multi-functional Printer
- Automotive
- Industrial Control

Typical Application



Typical Application Circuit

5 Orderable Information

DEVICE	PACKAGE	OP TEMP	ECO PLAN	MSL	PACKING OPTION	SORT
CJ92329-M6N	SOT-23-6L	-40 ~ 125°C	RoHS & Green	Level 1	Tape and Reel 3000 Units / Reel	Active

Note:

ECO PLAN: For the RoHS and Green certification standards of this product, please refer to the official report provided by JSCJ.

MSL: Moisture Sensitivity Level. Determined according to JEDEC industry standard classification.

SORT: Specifically defined as follows:

Active: Recommended for new products.

Customized: Products manufactured to meet the specific needs of customers.

Preview: The device has been released and has not been fully mass produced. The sample may or may not be available.

NoRD: It is not recommended to use the device for new design. The device is only produced for the needs of existing customers.

Obsolete: The device has been discontinued.

6 Pin Configuration and Marking Information

6.1 Pin Configuration





Figure 6-1 Pin Configuration

6.2 Pin Function

PIN		I / O ⁽¹⁾	DESCRIPTION
No.	NAME		
1	GND	G	System ground. GND is the reference ground of the regulated output voltage. Requires extra care during PCB layout. Connect to GND with wide copper traces and vias.
2	SW	P	Switching output of the convertor. Internally connected to source of the high-side FET and drain of the low-side FET. Connect to power inductor.
3	VIN	P	Supply input Pin. VIN supplies power for the internal MOSFET and regulator. The input capacitors are needed to decouple the input rail. Use wide PCB traces to make the connection.
4	FB	I	Feedback input to the convertor. Connect a resistor divider to set the output voltage.
5	EN	I	Enable Pin. Drive EN Pin High to enable IC, otherwise float or pull down EN to disable IC. EN pin Can be tied to VIN by a resistor. Precision enable input allows adjustable UVLO by external resistor divider.
6	BST	P	Bootstrap. Connect a capacitor between SW and BST pins to form a floating supply across the High-side switch driver. Connect a high quality 100nF capacitor from this pin to the SW pin.

(1) I – Input; O – Output; P – Power; G – GND

6.3 Marking Information



"92329": Device code.
"XXXX": Date Code.

7 Specifications

7.1 Absolute Maximum Ratings

($T_A = 25^\circ\text{C}$, unless otherwise specified) ⁽¹⁾

SYMBOL	DEFINITION	VALUE	UNIT
V _{IN}	V _{IN} to GND	-0.3 ~ 32	V
SW	SW to GND	-0.7(-5V in 10ns) to V _{IN} + 0.7	V
EN	Max Input current to EN pin	100 ⁽²⁾	uA
BST	BST to SW	-0.3 ~ 6	V
All other pins		-0.3 ~ 6	V
T _{STG}	Storage temperature	-55 ~ 150	°C
T _j	Junction temperature	-40 ~ 150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

(2) For details on ENs ABS max rating, please refer to the Enable Control section.

7.2 Recommended Operating Conditions

SYMBOL	DEFINITION	RATING	UNIT
BST	BST to SW	4~5	V
FB	FB to GND	0~1	V
EN	EN to GND	0~5	V
V _{IN}	V _{IN} to GND	4.5~30	V
V _{OUT}	V _{OUT} to GND	0.6 ~ 0.98 x V _{IN} or 13V	V
I _{OUT}	Max continuous Output Current	2	A

7.3 ESD Ratings

SYMBOL	DEFINITION	VALUE	UNIT
HBM	Human body model	±2000	V
CDM	Charged device mode	±2000	

7.4 Thermal Information

SYMBOL	DEFINITION	RATING	UNIT
R _{θJC}	Junction-to-case(top) thermal resistance	21	°C/W
R _{θJA}	Junction-to-ambient thermal resistance	40	°C/W

Measured on DEMO board 2-layer PCB, 63mmx48mm board.

7.5 Electrical Characteristics
 $V_{IN}=12V$, $V_{EN}=2V$, $T_A=25^{\circ}C$ (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IN_{UVR}}$	VIN UVLO rising threshold		4.1	4.25	4.4	V
$V_{IN_{UVF}}$	VIN UVLO falling threshold		3.85	4.0	4.15	V
$V_{IN_{UV_hys}}$	VIN UVLO hysteresis			0.25		V
I_{QS}	Shutdown supply current	$V_{EN} < 0.3V$, $V_{IN}=12V$		1	3	μA
I_Q	Quiescent supply current	No load, $V_{FB} = 1V$, no switching		160		μA
LK_{HS}	High-side leakage	$V_{EN}=0V$, $V_{SW}=0V$			1	μA
LK_{LS}	Low-side leakage	$V_{EN}=0V$, $V_{SW}=30V$			1	μA
$R_{ON_{HS}}$	High-Side Switch on resistance	$V_{BST-SW} = 5V$		135		$m\Omega$
$R_{ON_{LS}}$	Low-Side Switch on resistance	$V_{IN} = 12V$		85		$m\Omega$
V_{FB}	Feedback voltage	$T_a=25^{\circ}C$	584	596	608	mV
		$T_a=-40^{\circ}C \sim 125^{\circ}C$	581	596	611	
V_{FB_SHORT}	FB Short threshold			280		mV
V_{FB_OV}	FB OV threshold			0.69	0.71	V
I_{LK_FB}	Feedback leakage	$V_{EN} = 1V$, $V_{FB} = 2V$			0.1	μA
T_{SS}	Soft-Start time	V_{FB} from 0% to 100%		1.8		ms
I_{LIM_LS}	Low-Side Current limit	$T_J = -40^{\circ}C \sim 125^{\circ}C$	2.3	2.9	3.5	A
I_{LIM_HS}	High-Side Current limit	$T_J = -40^{\circ}C \sim 125^{\circ}C$	3.6	4.8	5.8	A
I_{LIM_NOCP}	Negative Current limit	$T_J = -40^{\circ}C \sim 125^{\circ}C$	-2.4	-2	-1.6	A
V_{EN_R}	EN Rising Threshold	Low to High	1.1	1.2	1.3	V
V_{EN_F}	EN falling Threshold	High to Low	0.9	1	1.1	V
V_{EN_Hys}	EN Threshold Hysteresis			0.2		V
R_{EN}	Enable input resistor			1500		$k\Omega$
F_{SW}	Oscillator frequency		440	520	600	kHz
T_{ON_MIN}	Minimum on time			80		ns
T_{OFF_MIN}	Minimum off time			120		ns
T_{ON_MAX}	Maximum on time		5.2	6.4		μs
T_{SS}	Soft-start time	V_{FB} from 0% to 100%		1.8		ms
T_{OTP_R}	Thermal shutdown			150		$^{\circ}C$
T_{OTP_Hys}	OTP hysteresis			20		$^{\circ}C$

(1) Guaranteed by design

8 Function Description

8.1 Overview




Figure 8-1 Function block diagram

8.2 Pulse-Width Modulation (PWM) Control

The CJ92329 is a fully integrated synchronous rectified step-down switch mode converter. Constant-on-time (COT) control is employed to provide fast transient response and easy loop stabilization. At the beginning of each cycle, the high-side MOSFET (HS-FET) is turned ON when the feedback voltage (V_{FB}) is below the reference voltage (V_{REF}), which indicates insufficient output voltage. The ON period is determined by both the output voltage and input voltage to make the switching frequency fairly constant over input voltage range.

After the ON period elapses, the HS-FET is turned off, or becomes OFF state. It is turned ON again when V_{FB} drops below V_{REF} . By repeating operations this way, the converter regulates the output voltage. The integrated low-side MOSFET (LS-FET) is turned on when the HS-FET is in its OFF state to minimize the loss of conduction. To avoid shoot-through, a dead-time (DT) is internally generated between HS-FET off and LS-FET on, or LS-FET off and HS-FET on.

An internal compensation is applied for COT control to make a more stable operation even when ceramic capacitors are used as output capacitors, this internal compensation will then improve the jitter performance without affecting the line or load regulation.

8.3 Enable (EN) control

Enable (EN) is a digital control pin that turns the regulator on and off. Drive EN high to turn on the regulator. Drive EN low to turn off the regulator. An internal $1.5M\Omega$ resistor from EN to GND allows EN to be floated to shut down the chip. EN is clamped internally using a 6V Zener diode. EN can be connected to V_{IN} directly by a resistor.

The EN Pin can connect to V_{IN} by a pull-up resistor, but EN input current need below $100\mu A$. For example, if $V_{IN}=24V$, the $I_{zener} = (24-6)/R_{PULL-UP} < 100\mu A$, So, $R_{PULL-UP} > 180K\Omega$.




Figure 8-3 Zener Diode between EN and GND

8.4 Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The CJ92329 UVLO comparator monitors the input voltage. The UVLO rising threshold is 4.25V(typically), while its falling threshold is consistently 4.0V.

8.5 Internal Soft Start (SS)

Soft start (SS) prevents the converter output voltage from overshooting during start-up. When the chip starts, the internal circuitry generates a soft-start voltage (VSS) that ramps up linearly. When SS is below REF, SS overrides REF, so the error amplifier uses SS as the reference. When SS exceeds REF, the error amplifier uses REF as the reference. The SS time is set to 1.8ms(typically) internally.

8.6 Over-Current Protection (OCP) and Short Circuit Protection (SCP)

The CJ92329 has a valley current-limit control. During LS-FET on, the inductor current is monitored. If the current is higher than valley current limit, the LS limit compactor active. The device enters over the current protection mode. High side will not be turned on until the valley current limit disappears. Meanwhile, the output voltage drops until V_{FB} is below the under voltage (UV) threshold. Once UV is triggered, the CJ92329 enters hiccup mode to restart the part periodically.

During OCP, the device attempts to recover from the over-current fault with hiccup mode. In hiccup mode, the chip disables the output power stage, discharges the soft start, and attempts to soft start again automatically. If the over-current condition still holds after the soft start ends, the device repeats this operation cycle until the over-current condition is removed and the output rises back to regulation levels. OCP is a non-latch protection.

8.7 Pre-Bias Start-Up

The CJ92329 is designed for monotonic start-up into pre-biased loads. If the output is pre-biased to a certain voltage during start-up, the BST voltage is refreshed and charged, and the voltage on the soft start is charged as well. If the BST voltage exceeds its rising threshold voltage and the soft-start voltage exceeds the sensed output voltage at FB, the part works normally.

8.8 Output OVP and UVP

The CJ92329 has the output sinking mode to regulate the output voltage to the target value when V_{FB} is higher than $100\% \cdot REF$ but below the over-voltage protection (OVP) threshold. During output sinking mode, the LS-FET remains on until the negative current (-2A typically) limit is triggered. After LS-FET is turned off the HS-FET will turn on and turn off again until the ON-timer elapses. The CJ92329 repeats this operation until V_{FB} drops back to $100\% \cdot REF$. If V_{FB} voltage rise above the OVP threshold, CJ92329 will stop switching. If V_{FB} falls below the OVP threshold, CJ92329 will start switching again.

8.9 Large Duty Cycle Operation

When CJ92329 will automatically extend the on time to support the application when V_{IN} is close to V_{OUT} .

The frequency extend circuit will be triggered when T_{OFF_MIN} time is reached. The CJ92329 can support up to 98% maximum duty cycle.

8.10 Thermal Shutdown

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 150°C, the entire chip shuts down. When the temperature falls below its lower threshold (typically 130°C), the chip is enabled again.

9 Application and Implementation

9.1 Typical Application Circuit




Figure 9-1 Typical VOUT=5V/2A application




Figure 9-2 Typical VOUT=3.3V/2A application

9.2 Setting the Output Voltage

The CJ92329 output voltage can be set by the external resistor dividers. First, choose a value for R2. R2 should be chosen reasonably, a small R2 will lead to considerable quiescent current loss while too large R2 makes the FB noise sensitive. The reference voltage is fixed at 0.596V. The feedback network is shown below Figure.




Figure 9-7 Feedback Network

Choose R1 and R2 using Equation:

$$V_{OUT} = V_{FB}(R_1 + R_2)/R_2$$

9.3 Selecting the Inductor

The inductor is necessary to supply constant current to the output load while being driven by the switched input voltage. A larger-value inductor will result in less ripple current that will result in lower output ripple voltage. However, a larger-value inductor will have a larger physical footprint, higher series resistance, and/or lower saturation current. A good rule for determining the inductance value is to design the peak-to-peak ripple current in the inductor to be in the range of 30% to 60% of the maximum output current, and that the peak inductor current is below the maximum switch current limit. The inductance value can be calculated by:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times F_{OSC}}$$

Where ΔI_L is the inductor ripple current.

The inductor should not saturate under the maximum inductor peak current, where the peak inductor current can be calculated by:

$$I_{L (MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$

9.4 Selecting Input capacitor

The input current to the step-down converter is discontinuous and therefore requires a capacitor to supply the AC current to the stepdown converter while maintaining the DC input voltage. Ceramic capacitors are recommended for the best performance and should be placed as close to the VIN pin as possible. Capacitors with X5R and X7R ceramic dielectrics are recommended because they are fairly stable with temperature fluctuations. The capacitors must also have a ripple current rating greater than the maximum input ripple current of the converter. The input ripple current can be estimated as follows:

$$I_{CIN} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$

The worst case occurs at $V_{IN} = 2V_{OUT}$, where:

$$I_{CIN} = \frac{I_{OUT}}{2}$$

For simplification, choose the input capacitor with an RMS current rating greater than half of the maximum load current. The input capacitance value determines the input voltage ripple of the converter. If there is an input voltage ripple requirement in the system, choose the input capacitor that meets the specification. The input voltage ripple can be estimated as follows:

$$\Delta V_{IN} = \frac{I_{OUT}}{F_{OSC} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$

Under worst-case conditions where $V_{IN} = 2V_{OUT}$:

$$\Delta V_{IN} = \frac{1}{4} \times \frac{I_{OUT}}{F_{OSC} \times C_{IN}}$$

9.5 Selecting the Output Capacitor

The output capacitor is required to maintain the DC output voltage. Ceramic or POSCAP capacitors are recommended. The output voltage ripple can be estimated as:

The output capacitor maintains the DC output voltage ripple. Use ceramic, tantalum, or low-ESR electrolytic capacitors. For best results, use low ESR capacitors to keep the output voltage ripple low. The output voltage ripple can be estimated with the Equation:

$$\Delta V_{OUT} = \frac{V_{OUT}}{F_{OSC} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times (R_{ESR} + \frac{1}{8 \times F_{OSC} \times C_{OUT}})$$

Where L is the inductor value, and RESR is the equivalent series resistance (ESR) value of the output capacitor, F_{osc} is the switching frequency. Note that, in real application, it should consider that the ceramic capacitor capacitance has derating.

In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. The output voltage ripple caused by ESR is very small. For simplification, the output voltage ripple can be estimated as:

$$\Delta V_{OUT} = \frac{V_{OUT}}{F_{OSC} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times (\frac{1}{8 \times F_{OSC} \times C_{OUT}})$$

In the case of POSCAP capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated as:

$$\Delta V_{OUT} = \frac{V_{OUT}}{F_{OSC} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times R_{ESR}$$

The characteristics of the output capacitor also affect the stability of the regulation system. The CJ92329 can be optimized for a wide range of capacitance and ESR values.

Besides considering the output ripple, chose larger output capacitor also can get better load transient response, but the maximum output capacitor limitation should be also considered in design application. If the output capacitor value is too high, the output voltage can't reach the design value during the soft-start time, and then it will fail to regulate. The maximum output capacitor value C_{OUT_MAX} can be limited approximately by:

$$C_{OUT_MAX} = (I_{limit_ave} - I_{OUT}) \times T_{SS} / V_{OUT}$$

Where, I_{LIM_AVG} is the average start-up current during soft-start period, T_{SS} is the soft-start time (1.8ms typically).


The recommended parameters for typical output application as table 1 shown.

Table 1: Resistor Selection for Common Output Voltages


V_{OUT} (V)	R1 (k Ω)	R2 (k Ω)	L (μ H)	C_{OUT} (μ F)
5	110	15	10	22
3.3	68	15	10	22

9.6 Application Curve


$V_{IN} = 12V$, $V_{OUT} = 5V$, $C_{IN} = 10\mu F$, $C_{OUT} = 22\mu F$, $L1 = 10\mu H$, and $T_A = 25^\circ C$, unless otherwise noted.




Output Voltage ripple ($I_{OUT}=0A$)




Output Voltage ripple ($I_{OUT}=2A$)




Start - Up through VIN ($I_{OUT}=0A$)




Start - Up through VIN ($I_{OUT}=2A$)




Shutdown through VIN ($I_{OUT}=0A$)



Shutdown through VIN ($I_{OUT}=2A$)




Start - Up through EN ($I_{OUT}=0A$)




Start - Up through EN ($I_{OUT}=2A$)


$V_{IN} = 12V$, $V_{OUT} = 5V$, $C_{IN} = 10\mu F$, $C_{OUT} = 22\mu F$, $L1 = 10\mu H$, and $T_A = 25^\circ C$, unless otherwise noted. (continued)




Shutdown through EN ($I_{OUT}=0A$)




Shutdown through EN ($I_{OUT}=2A$)




Short Entry ($I_{OUT}=0A$)




Short Recovery ($I_{OUT}=0A$)




Short Entry ($I_{OUT}=2A$)



Short Recovery ($I_{OUT}=2A$)




Load Transient, $I_{OUT}=0.2A-1.8A$, (2.5A/us slew rate)




Load Transient, $I_{OUT}=1A-2A$, (2.5A/us slew rate)


$V_{IN} = 12V$, $V_{OUT} = 5V$, $C_{IN} = 10\mu F$, $C_{OUT} = 22\mu F$, $L1 = 10\mu H$, $DCR = 50m\Omega$, and $T_A = 25^\circ C$, unless otherwise noted.
(continued)




Efficiency vs. Load Current, $V_{OUT}=5V$




Efficiency vs. Load Current, $V_{OUT}=3.3V$




Load Regulation, $V_{OUT}=5V$



Load Regulation, $V_{OUT}=3.3V$



Line Regulation, $V_{OUT}=5V$



Line Regulation, $V_{OUT}=3.3V$

10 Layout

10.1 Layout Guidelines

Efficient layout of the switching power supplies is critical for stable operation. For the high frequency switching converter, poor layout design may cause poor line or load regulation and stable issues. For best results, refer to the figure below and follow the guidelines below and take figures as the reference.

- The high current paths (GND, VIN and SW) should be placed very close to the device with short, direct and wide traces.
- Place the input capacitor as close to VIN and GND as possible.
- Place the external feedback resistors as close to FB as possible.
- Keep the switching node (such as SW, BST) far away from the feedback network.
- Add a grid of thermal vias under the exposed pad to improve thermal conductivity.




Figure 10-1. Top Layer





Figure 10-2. Bottom Layer

11 Mechanical Information

11.1 SOT-23-6L Mechanical Information

SOT-23-6L Outline Dimensions



SYMBOL	Dimensions In Millimeters		
	Min.	Typ.	Max.
A	—	—	1.25
A1	0.04	—	0.10
A2	1.0	1.10	1.20
A3	0.60	0.65	0.70
b	0.33	—	0.41
b1	0.32	0.35	0.38
c	0.15	—	0.19
c1	0.14	0.15	0.16
D	2.82	2.92	3.02
E	2.60	2.80	3.00
E1	1.50	1.60	1.70
e	0.95BSC		
L	0.30	—	0.60
θ	0°	—	8°

12 Notes

12.1 Associated Product Family and Others

To view other products of the same type or IC products of other types, click the official website of JSCJ -- <https://www.jscj-elec.com> for more details.

12.2 Notes

Electrostatic Discharge Caution



This IC may be damaged by ESD. Relevant personnel shall comply with correct installation and use specifications to avoid ESD damage to the IC. If appropriate measures are not taken to prevent ESD damage, the hazards caused by ESD include but are not limited to degradation of integrated circuit performance or complete damage of integrated circuit. For some precision integrated circuits, a very small parameter change may cause the whole device to be inconsistent with its published specifications.

DISCLAIMER

IMPORTANT NOTICE, PLEASE READ CAREFULLY

The information in this data sheet is intended to describe the operation and characteristics of our products. JSCJ has the right to make any modification, enhancement, improvement, correction or other changes to any content in this data sheet, including but not limited to specification parameters, circuit design and application information, without prior notice.

Any person who purchases or uses JSCJ products for design shall: 1. Select products suitable for circuit application and design; 2. Design, verify and test the rationality of circuit design; 3. Procedures to ensure that the design complies with relevant laws and regulations and the requirements of such laws and regulations. JSCJ makes no warranty or representation as to the accuracy or completeness of the information contained in this data sheet and assumes no responsibility for the application or use of any of the products described in this data sheet.

Without the written consent of JSCJ, this product shall not be used in occasions requiring high quality or high reliability, including but not limited to the following occasions: medical equipment, military facilities and aerospace. JSCJ shall not be responsible for casualties or property losses caused by abnormal use or application of this product.

Official Website: www.jscj-elec.com

Copyright © JIANGSU CHANGJING ELECTRONICS TECHNOLOGY CO., LTD